Ask Question / Post resume

Post a reply to the thread: www.asarva-tech.com Asarva Chips and Technologies Pvt Ltd Bangalore : Digital Design Engineer

Your Message

Your Username:

Click here to log in

Notes:-
1) You can copy and paste your full resume in the box below.
2) Or you can ask your question. We try to answer, as far as possible.

Title:

[QUOTE=Bensiga;305386][B][B][U]Company Name [/U][/B] [/B]: Asarva Chips and Technologies Pvt Ltd
[B][B][U]Company Location [/U][/B] [/B]: Bangalore
[B][B][U]Designation (of vacancy) [/U][/B] [/B]: Digital Design Engineer 
[B][B][U]Company Website [/U][/B] [/B]: [URL="http://www.asarva-tech.com"]www.asarva-tech.com[/URL]

[B][B][U]DESIGNATION [/U][/B] [/B]:  Digital Design Engineer

[B][B][U]1) Name of the Post [/U][/B] [/B]:  Digital Design Engineer 
[B][B][U]Job Description [/U][/B] [/B]:
** Responsible for architecture /micro-architecture /logic design
** Responsible for RTL modeling, RTL debug, and logic verification
** Experience with Cadence Incisive, RTL Compiler
** Responsible for design analysis and generate the reports
[B][B][U]Desired Candidate Profile [/U][/B] [/B]: 
** Familiarity with AXI/PCIE protocol
** Strong fundamental understanding of RTL simulation and verification methodologies
** Experience with RTL(verilog) coding and synthesis.
** Experience with RTL modeling, RTL debug, and logic verification
[B][B][U]Qualification [/U][/B] [/B]: 
UG - B.Tech/B.E. - Electronics/Telecommunication and PG - M.Tech - Electronics/Telecommunication

[B][B][U]2) Name of the Post [/U][/B] [/B]: ASIC Design Engineer 
[B][B][U]Job Description [/U][/B] [/B]:
** RTL design and debugging
** IP integration of Analog, Digital and RF blocks
** Perform logic synthesis, Static Timing Analysis
** Interface between Architects of different block designs
[B][B][U]Desired Candidate Profile [/U][/B] [/B]:
** RTL design and debugging
** Exp in Synthesis , formal verification, and STA using Cadence tool flow.
** Exp mix-signal IP integration such as PLL and Data converters
** Knowledge in DFT/P&R for chip Tape out
** Fundamental understanding in noise & Power Modeling
[B][B][U]Education [/U][/B] [/B]: UG - B.Tech/B.E. - Any Specialization, Electronics/Telecommunication andPG - M.Tech - Electronics/Telecommunication

[B][B][U]How to apply [/U][/B] [/B]: Apply through the official website

[B][B][U]CONTACT DETAILS [/U][/B] [/B]:
Asarva Chips and Technologies Pvt Ltd
Second Floor,Mithra Towers
10/4 Kasturba Road,
Bangalore, Karnataka, 
India-560001[/QUOTE]

All times are GMT +5.5. The time now is 09:40 PM.